

SIMATIC S7-200

Quick Reference Card

Interrupts				
Priority Group	Event	Description	Priority in Group	
Communication interrupts Highest priority	8	Port 0: Receive character ①②③④	0	
	9	Port 0: Transmit ①②③④	0	
	23	Port 0: Receive message ③④	0	
	24	Port 1: Receive message ④	1	
	25	Port 1: Receive character ④	1	
	26	Port 1: Transmit complete ④	1	
I/O interrupts Middle priority	0	Rising edge, I0.0* ①②③④	0	
	2	Rising edge, I0.1 ②③④	1	
	4	Rising edge, I0.2 ②③④	2	
	6	Rising edge, I0.3 ②③④	3	
	1	Falling edge, I0.0* ①②③④	4	
	3	Falling edge, I0.1 ②③④	5	
	5	Falling edge, I0.2 ②③④	6	
	7	Falling edge, I0.3 ②③④	7	
	12	HSC = preset value* ①②③④	0	
	13	HSC1 = preset value ②③④	8	
	14	HSC1 direction change ②③④	9	
	15	HSC1 external reset ②③④	10	
	16	HSC2 = preset value ②③④	11	
	17	HSC2 direction change ②③④	12	
	18	HSC2 external reset ②③④	13	
	19	PLS0 ②③④	14	
	20	PLS1 ②③④	15	
	Timed interrupts Lowest priority	10	Timed 0 ①②③④	0
		11	Timed 1 ②③④	1
		21	T32 = preset ③④	2
22		T96 = preset ③④	3	

* If event 12 is attached to an interrupt, then event 0 and event 1 cannot be attached to interrupts.

① CPU 212 ② CPU 214 ③ CPU 215 ④ CPU 216

Special Memory Bits			
SM0.0	Always On	SM1.0	Result of operation = 0
SM0.1	First Scan	SM1.1	Overflow or illegal value
SM0.2	Retentive data loss	SM1.2	Negative result
SM0.3	Power up	SM1.3	Division by 0
SM0.4	30 s off / 30 s on	SM1.4	Table full
SM0.5	0.5 s off / 0.5 s on	SM1.5	Table empty
SM0.6	Off 1 scan / on 1 scan	SM1.6	BCD to binary conversion error
SM0.7	Switch in RUN position	SM1.7	ASCII to hex conversion error

High-Speed Counter Modes						
Counter			Inputs			
HSC0	Maximum 2 kHz ①②③④		I0.0			
HSC1	7 kHz ② 20 kHz ③④		I0.6	I0.7	I1.0	I1.1
HSC2	7 kHz ② 20 kHz ③④		I1.2	I1.3	I1.4	I1.5
Mode	Description		Clock		Reset	Start
0 to 2	Single phase with internal direction		Up/Down: 0, 1, 2		1, 2	2
3 to 5	Single phase with external direction		Up/Down: 3, 4, 5	Direction: 3, 4, 5	4, 5	5
6 to 8	Two phase		Up: 6, 7, 8	Down: 6, 7, 8	7, 8	8
9 to 11	Quadrature A/B		A: 9, 10, 11	B: 9, 10, 11	10, 11	11

① CPU 212 ② CPU214 ③ CPU 215 ④ CPU 216

Description	Range Limit				Accessible as...			
	212	214	215	216	Bit	Byte	Word	DWord
User Program Size	512 W	2048 W	4096 W	4096 W				
User Data Size	512 W	2048 W	2560 W	2560 W				
Variable memory	0-1023	0-4095	0-5119	0-5119	Vx.y	VBx	VWx	VDx
Input Image Register	0-7	0-7	0-7	0-7	Ix.y	IBx	IWx	IDx
Output Image Register	0-7	0-7	0-7	0-7	Qx.y	QBx	QWx	QDx
Analog Inputs	0-30	0-30	0-30	0-30			AIWx	
Analog Outputs	0-30	0-30	0-30	0-30			AQWx	
Bit Memory	0-15	0-31	0-31	0-31	Mx.y	MBx	MWx	MDx
Special Memory	0-45	0-85	0-194	0-194	SMx.y	SMBx	SMWx	SMDx
Retentive Timers 1 ms	0	0,64	0,64	0,64	Tx		Tx	
Retentive Timers 10 ms	1-4	1-4, 65-68	1-4, 65-68	1-4, 65-68	Tx		Tx	
Retentive Timers 100 ms	5-31	5-31, 69-95	5-31, 69-95	5-31, 69-95	Tx		Tx	
On Delay Timers 1 ms	32	32, 96	32, 96	32, 96	Tx		Tx	
On Delay Timers 10 ms	33-36	33-36, 97-100	33-36, 97-100	33-36, 97-100	Tx		Tx	
On Delay Timers 100 ms	37-63	37-63, 101-127	37-63, 101-255	37-63, 101-255	Tx		Tx	
Counters	0-63	0-127	0-255	0-255	Cx		Cx	
High Speed Counter	0	0-2	0-2	0-2				HCx
Accumulators	0-3	0-3	0-3	0-3		ACx	ACx	ACx
Sequence Control Relay (SCR)	0-7	0-15	0-31	0-31	Sx.y	SBx	SWx	SDx
Jumps/Labels	0-63	0-255	0-255	0-255				
Call/Subroutine	0-15	0-63	0-63	0-63				
Interrupt Routines	0-31	0-127	0-127	0-127				
Interrupt Events	0,1,8-10, 12	0-20	0-23	0-26				
PID Loops	N/A	N/A	0-7	0-7				
Ports	Port 0	Port 0	Port 0, DP Port	Port 0, Port 1				

Boolean Instructions		
LD	N	Load
LDI	N	Load Immediate
LDN	N	Load Not
LDNI	N	Load Not Immediate
A	N	AND
AI	N	AND Immediate
AN	N	AND Not
ANI	N	AND Not Immediate
O	N	OR
OI	N	OR Immediate
ON	N	OR Not
ONI	N	OR Not Immediate
LDB=	N1, N2	Load result of Byte Compare
LDB>=	N1, N2	N1 (=, >=, or <=) N2
LDB<=	N1, N2	
AB=	N1, N2	AND result of Byte Compare
AB>=	N1, N2	N1 (=, >=, or <=) N2
AB<=	N1, N2	
OB=	N1, N2	OR result of Byte Compare
OB>=	N1, N2	N1 (=, >=, or <=) N2
OB<=	N1, N2	
LDW=	N1, N2	Load result of Word Compare
LDW>=	N1, N2	N1 (=, >=, or <=) N2
LDW<=	N1, N2	
AW=	N1, N2	AND result of Word Compare
AW>=	N1, N2	N1 (=, >=, or <=) N2
AW<=	N1, N2	
OW=	N1, N2	OR result of Word Compare
OW>=	N1, N2	N1 (=, >=, or <=) N2
OW<=	N1, N2	
LDD=	N1, N2	Load result of DWord Compare
LDD>=	N1, N2	N1 (=, >=, or <=) N2
LDD<=	N1, N2	
AD=	N1, N2	AND result of DWord Compare
AD>=	N1, N2	N1 (=, >=, or <=) N2
AD<=	N1, N2	
OD=	N1, N2	OR result of DWord Compare
OD>=	N1, N2	N1 (=, >=, or <=) N2
OD<=	N1, N2	
LDR=	N1, N2	Load result of Real Compare
LDR>=	N1, N2	N1 (=, >=, or <=) N2
LDR<=	N1, N2	
AR=	N1, N2	AND result of Real Compare
AR>=	N1, N2	N1 (=, >=, or <=) N2
AR<=	N1, N2	
OR=	N1, N2	OR result of Real Compare
OR>=	N1, N2	N1 (=, >=, or <=) N2
OR<=	N1, N2	
NOT		Stack Negation
EU		Detection of Rising Edge
ED		Detection of Falling Edge
=	N	Assign Value
=I	N	Assign Value Immediate
S	S_BIT, N	Set bit Range
R	S_BIT, N	Reset bit Range
SI	S_BIT, N	Set bit Range Immediate
RI	S_BIT, N	Reset bit Range Immediate
Math, Increment, and Decrement instructions		
+	IN1, OUT	Add Integer, DWord or Real
+D	IN1, OUT	
+R	IN1, OUT	IN1+OUT=OUT
-	IN1, OUT	Subtract Integer, DWord, or Real
-D	IN1, OUT	
-R	IN1, OUT	OUT-IN1=OUT
MUL	IN1, OUT	Multiply Integer or Real
*R	IN1, OUT	IN1 * OUT = OUT
DIV	IN1, OUT	Divide Integer or Real
/R	IN1, OUT	OUT / IN1 = OUT

SQRT	IN, OUT	Square Root
INCB	OUT	
INCW	OUT	Increment Byte, Word or DWord
INCD	OUT	
DECB	OUT	
DECW	OUT	Decrement Byte, Word, or DWord
DECD	OUT	
PID	Table, Loop	PID Loop
Timer and Counter Instructions		
TON	Txxx, PT	On Delay Timer
TONR	Txxx, PT	Retentive On Delay Timer
CTU	Cxxx, PV	Count Up
CTUD	Cxxx, PV	Count Up/Down
Real Time Clock Instructions		
TODR	T	Read Time of Day clock
TODW	T	Write Time of Day clock
Program Control Instructions		
END		Conditional End of Program
MEND		Main Program End of Program
STOP		Transition to STOP Mode
WDR		WatchDog Reset (300 ms)
JMP	N	Jump to defined Label
LBL	N	Define a Label to Jump to
CALL	N	Call a Subroutine
SBR	N	Define a Subroutine to be Called
CRET		Conditional Return from SBR
RET		Unconditional Return from SBR
FOR	Index, Initial, Final	For/Next Loop
NEXT		
LSCR	N	Load, Transition, and End Sequence Control Relay Segment
SCRT	N	
SCRE		
Move, Shift, Rotate, and Fill Instructions		
MOVB	IN, OUT	
MOVW	IN, OUT	
MOVD	IN, OUT	Move Byte, Word, DWord, Real
MOVR	IN, OUT	
BMB	IN, OUT, N	
BMW	IN, OUT, N	Block Move Byte, Word, DWord
BMD	IN, OUT, N	
SWAP	IN	Swap Bytes
SHRB	Data, S_bit, N	Shift Register Bit
SRB	OUT, N	
SRW	OUT, N	Shift Right Byte, Word, DWord
SRD	OUT, N	
SLB	OUT, N	
SLW	OUT, N	Shift Left Byte, Word, DWord
SLD	OUT, N	
RRB	OUT, N	
RRW	OUT, N	Rotate Right Byte, Word, DWord
RRD	OUT, N	
RLB	OUT, N	
RLW	OUT, N	Rotate Left Byte, Word, DWord
RLD	OUT, N	
FILL	IN, OUT, N	Fill memory space with pattern
Logic Operations		
ALD		And for combinations
OLD		Or for combinations
LPS		Logic Push (stack control)
LRD		Logic Read (stack control)
LPP		Logic Pop (stack control)
ANDB	IN1, OUT	
ANDW	IN1, OUT	Logical And of Byte, Word, and DWord
ANDD	IN1, OUT	
ORB	IN1, OUT	
ORW	IN1, OUT	Logical Or of Byte, Word, and DWord
ORD	IN1, OUT	

XORB	IN1, OUT	
XORW	IN1, OUT	Logical XOR of Byte, Word, and DWord
XORD	IN1, OUT	
INVB	OUT	
INWV	OUT	Invert Byte, Word and DWord (1's complement)
INVD	OUT	
Table, Find, and Conversion Instructions		
ATT	Data, Table	Add data to table
LIFO	Table, Data	
FIFO	Table, Data	Get data from table
FND=Scr, Patrn, Indx		
FND<>Scr, Patrn, Indx		Find data value in table that matches comparison
FND< Scr, Patrn, Indx		
FND> Scr, Patrn, Indx		
BCDI	OUT	Convert BCD to Integer
IBCD	OUT	Convert Integer to BCD
DTR	IN, OUT	Convert DWord to Real
TRUNC	IN, OUT	Convert Real to DWord
ATH	IN, OUT, LEN	Convert ASCII to HEX
HTA	IN, OUT, LEN	Convert HEX to ASCII
DECO	IN, OUT	Decode
ENCO	IN, OUT	Encode
SEG	IN, OUT	Generate 7-segment pattern
Interrupt		
INT	N	Beginning of Interrupt routine
CRETI		Conditional Return from Interrupt
RETI		Return from Interrupt
ENI		Enable Interrupts
DISI		Disable Interrupts
ATCH	INT, EVENT	Attach Interrupt routine to event
DTCH	EVENT	Detach event
Communication		
XMT	TABLE, PORT	Freeport transmission
RCV	TABLE, PORT	Freeport receive message
NETR	TABLE,PORT	Network Read
NETW	TABLE,PORT	Network Write
High Speed Instructions		
HDEF	HSC, Mode	Define High Speed Counter mode
HSC	N	Activate High Speed Counter
PLS	X	Pulse Output
<p>Instructions are valid for the individual S7-200 PLCs as marked according to the following key:</p> <p>1 214, 215, and 216 only</p> <p>2 215 and 216 only</p> <p>If not marked, the instructions are valid for all S7-200 PLCs.</p>		